Verilog Initial Begin Forever