Verilog Index Array With Python