Verilog Illegal Range In Part Select