Verilog Illegal Array Access Into