Verilog If Else One Line