Verilog If Condition