Verilog Hdl Conditional Statement In Java