Verilog Hdl Conditional Statement Error Synonym