Verilog Hdl Conditional Statement Error Message