Verilog Generate Block Example