Verilog Function Without Input