Verilog Function With Variables