Verilog Function With Input And Output