Verilog Function Vs Task