Verilog Function Input And Output Rules Of Civility And Decent