Verilog Function Input And Output Rules Of Chess