Verilog Function Input And Output Rules For Uno