Verilog Function Input And Output Rules