Verilog Function Input And Output Example