Verilog For Loop Integer Division Problems