Verilog Design Contains 0 Net