Verilog Converting Packed To Unpacked Array