Verilog Code Full Adder Using Half Adder