Verilog Code For Counter With Testbench