Verilog Case Syntax