Verilog Case Statement Range