Verilog Case Statement Multiple Lines