Verilog Case Example