Verilog Cannot Match Operands