Verilog Cannot Index Into A Null Hypothesis