Verilog Cannot Index Into A Null And Alternative Hypothesis