Verilog Assign Unpacked Array