Verilog Assign Array To 0