Verilog Array Partitioning Hard