Verilog Array Partitioning A Line