Verilog Array Partitioning