Verilog Array Instantiation