Verilog Array Instance Variable Vs Static Variables In C