Verilog Array Instance Variable Vs Static Variables C