Verilog Array Instance Variable Vs Static Variable