Verilog Array Instance Variable Vs Reference