Verilog Array Instance Variable Vs Instance Method Syntax