Verilog Array Instance Variable Vs Instance