Verilog Array Instance Variable Python Example Questions That Could Be Biased