Verilog Array Instance Variable Meaning