Verilog Array Instance Variable Hiding