Verilog Array Instance Variable And Static Variable