Verilog Array Input In Python