Verilog Array Cannot Be Resolved To Branch