Verilog Array Cannot Be Resolved To A Module Is Also Known